

## 82S126 82S129 1K-Bit TTL Bipolar PROM

### Military Bipolar Memory Products

### Product Specification

#### DESCRIPTION

The 82S126 and 82S129 are field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The 82S126 and 82S129 devices are supplied with all outputs at a logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

These devices includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either Open collector or 3-State outputs for optimization of word expansion in bused organizations.

#### FEATURES

- Address access time: 60ns max
- Input loading:  $-150\mu\text{A}$  max
- On-chip address decoding
- Two chip enable inputs
- Output options:
  - 82S126: Open collector
  - 82S129: 3-State
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible

#### APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion


#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-pin Ceramic Dual-In-Line 300mil-wide	82S126/BEA, 82S129/BEA
16-pin Ceramic FlatPack	82S126/BFA, 82S129/BFA


#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	+7	$V_{DC}$
$V_I$	Input voltage	+5.5	$V_{DC}$
$V_O$	Output voltage High (82S126)	+5.5	$V_{DC}$
$V_O$	Output voltage Off-State (82S129)	+5.5	$V_{DC}$
$T_A$	Operating temperature range	-55 to +125	$^{\circ}\text{C}$
$T_{STG}$	Storage temperature range	-65 to +150	$^{\circ}\text{C}$

#### PIN CONFIGURATION



#### BLOCK DIAGRAM



## 1K-Bit TTL Bipolar PROM (256 × 4)

82S126, 82S129

DC ELECTRICAL CHARACTERISTICS  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1,2</sup>	LIMITS			UNIT
			Min	Typ <sup>5</sup>	Max	
<b>Input voltage</b>						
$V_{\text{IL}}$ $V_{\text{IH}}$ $V_{\text{IK}}$	Low High Clamp	$V_{\text{CC}} = 4.5\text{V}$ , $I_1 = -18\text{mA}$	2.0		0.8 -1.2	V V V
<b>Output voltage</b>						
$V_{\text{OL}}$ $V_{\text{OH}}$	Low High (82S129)	$\overline{\text{CE}}_{1,2} = \text{Low}$ $I_{\text{O}} = 16\text{mA}$ $V_{\text{CC}} = 4.5\text{V}$ , $I_{\text{O}} = -2.0\text{mA}$	2.4		0.5	V V
<b>Input current</b>						
$I_{\text{IL}}$ $I_{\text{IH}}$	Low High	$V_{\text{CC}} = 5.5\text{V}$ $V_1 = 0.45\text{V}$ $V_1 = 5.5\text{V}$			-150 40	$\mu\text{A}$ $\mu\text{A}$
<b>Output current</b>						
$I_{\text{OLK}}$ $I_{\text{OZ}}$ $I_{\text{OS}}$	Leakage (82S126) Hi-Z state (82S129) Short circuit (82S129) <sup>3</sup>	$V_{\text{CC}} = 5.5\text{V}$ $\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = \text{High}$ , $V_{\text{O}} = 5.5\text{V}$ $\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = \text{High}$ , $V_{\text{O}} = 5.5\text{V}$ $\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = \text{High}$ , $V_{\text{O}} = 0.4\text{V}$ $V_{\text{CC}} = 5.5\text{V}$ , $\overline{\text{CE}}_{1,2} = \text{Low}$ , $V_{\text{O}} = 0\text{V}$ , High stored			40 40 -40 -85	$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$ mA
<b>Supply current</b>						
$I_{\text{CC}}$		$\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = \text{High}$ , $V_{\text{CC}} = 5.5\text{V}$			125	mA
<b>Capacitance<sup>5</sup></b>						
$C_{\text{IN}}$ $C_{\text{OUT}}$	Input Output	$\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = \text{High}$ , $V_{\text{CC}} = 5.0\text{V}$ $V_1 = 2.0\text{V}$ $V_{\text{O}} = 2.0\text{V}$			5 8	10 13 $\mu\text{F}$ $\mu\text{F}$

AC ELECTRICAL CHARACTERISTICS  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$ 

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ <sup>5</sup>	Max	
$t_{\text{AA}}$	Access time <sup>4</sup>	Output	Address		40	60	ns
$t_{\text{CE}}$	Access time <sup>4</sup>	Output	Chip Enable			30	ns
$t_{\text{CD}}$	Disable time	Output	Chip Disable			30	ns


## NOTES:

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.
4. Tested at an address cycle time of  $1\mu\text{s}$ .
5. Typical values are at  $V_{\text{CC}} = 5\text{V}$ ,  $T_A = +25^{\circ}\text{C}$ .
6. Guaranteed, but not tested.


# 1K-Bit TTL Bipolar PROM (256 × 4)

# 82S126, 82S129

## TEST LOAD CIRCUITS



## VOLTAGE WAVEFORMS



INPUT PULSE CHARACTERISTICS				
$V_M$	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
1.5V	1MHz	500ns	$\leq 5ns$	$\leq 5ns$

## TIMING DIAGRAMS

