

DESCRIPTION

The 82S146 and 82S147 are field-programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at one specified address by fusing a Ni-Cr link matrix.

The 82S146 and 82S147 include on-chip decoding and one chip enable input for ease of memory expansion, and feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S146 and 82S147 devices are available in the commercial temperature range (0°C to +75°C), and are specified as N82S146/147, F.


FEATURES

- Address access time: 45ns max
- Power dissipation: 155mA max
- Input loading: -100µA max
- One chip enable input
- On chip address decoding
- Output options:
 82S146: Open collector
 82S147: Tri-state
- No separate fusing pins
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion


PIN CONFIGURATION



PIN DESIGNATION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---------|-----------------|----------------------|
| 1 | A ₀ | Address |
| 2 | A ₁ | Address |
| 3 | A ₂ | Address |
| 4 | A ₃ | Address |
| 5 | A ₄ | Address |
| 6 | O ₁ | Output |
| 7 | O ₂ | Output |
| 8 | O ₃ | Output |
| 9 | O ₄ | Output |
| 10 | GND | Ground |
| 11 | O ₅ | Output |
| 12 | O ₆ | Output |
| 13 | O ₇ | Output |
| 14 | O ₈ | Output |
| 15 | CE | Chip enable bar |
| 16 | A ₅ | Address |
| 17 | A ₆ | Address |
| 18 | A ₇ | Address |
| 19 | A ₈ | Address |
| 20 | V _{CC} | Power supply voltage |

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------|-------------|------|
| V _{CC} | +7 | Vdc |
| V _{IN} | +5.5 | Vdc |
| V _{OH} | +5.5 | Vdc |
| V _O | +5.5 | Vdc |
| T _A | 0 to +75 | °C |
| T _{STG} | -65 to +150 | °C |

DC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$.


| PARAMETER | TEST CONDITIONS ¹ | LIMITS | | | UNIT |
|----------------------------------|---|--------|------------------|-----------------|--------------------------------|
| | | Min | Typ ² | Max | |
| V_{IL} V_{IH} V_{IC} | Input voltage Low High Clamp $I_{IN} = -18\text{mA}$ | 2.0 | -0.8 | .85 -1.2 | V |
| V_{OL} V_{OH} | Output voltage Low High (82S147) $I_{OUT} = 9.6\text{mA}$ $\overline{CE} = \text{Low}, I_{OUT} = -2\text{mA}, \text{High stored}$ | 2.4 | | 0.45 | V |
| I_{IL} I_{IH} | Input current Low High $V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$ | | | -100 40 | μA |
| I_{OLK} $I_{O(OFF)}$ | Output current Leakage (82S147) Hi-Z state (82S147) $\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 0.5\text{V}$ $\overline{CE} = \text{High}, V_{OUT} = 5.5\text{V}$ | | | 40 -40 40 | μA μA |
| I_{OS} | Short circuit (82S147) $V_{OUT} = 0\text{V}$ | -20 | | -70 | mA |
| I_{CC} | V_{CC} supply current | | 115 | 155 | mA |
| C_{IN} C_{OUT} | Capacitance Input Output $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$ | | | 5 8 | pF |

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$, $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$


| PARAMETER | TO | FROM | LIMITS | | | UNIT |
|----------------------|---------------------------------|------------------------|--------|------------------|----------|------|
| | | | Min | Typ ² | Max | |
| T_{AA} T_{CE} | Access time Output Output | Address Chip enable | | 30 20 | 45 30 | ns |
| T_{CD} | Disable time Output | Chip disable | | 20 | 30 | ns |

- NOTES
 1. Positive current is defined as into the terminal referenced.
 2. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = +25^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEM SPECIFICATIONS⁴ $T_A = +25^\circ C$. (Testing of these limits may cause programming of device.)

| PARAMETER | TEST CONDITIONS ¹ | LIMITS | | | UNIT |
|--|---|--------|------------------|------|---------|
| | | Min | Typ ² | Max | |
| V_{CCP} Power supply voltage To program ¹ | $I_{CCP} = 425 \pm 75mA$, Transient or steady state | 8.5 | | 9.0 | V |
| V_{CCVH} Verify limit Upper | | 5.3 | | 5.7 | V |
| V_{CCVL} Lower | | 4.3 | | 4.7 | V |
| V_S Verify threshold ² | | 1.4 | | 1.6 | V |
| I_{CCP} Programming supply current | $V_{CCP} = +8.75 \pm .25V$ | 350 | | 500 | mA |
| V_{IH} Input voltage High | | 2.4 | | 5.5 | V |
| V_{IL} Low | | 0 | | 0.8 | V |
| I_{IH} Input current High | $V_{IH} = +5.5V$ | | | 50 | μA |
| I_{IL} Low | $V_{IL} = +0.4V$ | | | -500 | μA |
| V_{OPF} Forced output voltage (program) ³ | $I_{OPF} = 200 \pm 20mA$, Transient or steady state $V_{OPF} = +17 \pm 1V$ | 16.0 | | 18.0 | V |
| I_{OPF} Forced output current (program) | | 180 | | 220 | mA |
| T_R Output pulse rise time | | 10 | | | μs |
| t_P \overline{CE} programming pulse width | | 100 | | 125 | μs |
| t_D Pulse sequence delay | | 5 | | | μs |
| t_V \overline{CE} verify pulse width | | 1 | | | μs |
| T_{PVA} Address program-verify cycle | | | | 1 | ms |
| T_{PVM} Memory program-verify time (continuous) | | | | 20 | sec |
| F_L Fusing attempts per link | | | | 1 | cycle |

PROGRAMMING NOTES

1. Bypass V_{CC} to GND with a $0.01\mu F$ capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of $2V/\mu s$, and $10\mu s$ maximum recovery.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a 10kΩ resistor to V_{CC}. Apply $\overline{CE} = \text{High}$.
2. Select the Address to be programmed, and raise V_{CC} to V_{CCP}.
3. After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time.
4. After t_D delay, pulse the \overline{CE} input to logic low for a time t_p.
5. After t_D delay, remove V_{OPF} from the programmed output.
6. Repeat steps 3 through 5 to program other bits at the same address.
7. To verify programming of all bits at the same address after t_D delay lower V_{CC} to V_{CCV}L and apply a logic low level to the \overline{CE} input. All programmed outputs should remain in the logic high state.
8. After t_D delay, repeat steps 2 through 7 to program, and verify all other address locations.
9. After t_D delay raise V_{CC} to V_{CCV}H and verify all memory locations by applying a logic low level to \overline{CE} , and cycling through all device addresses.

TYPICAL PROGRAMMING SEQUENCE

