82S180-F,N • 82S181-F,N

DESCRIPTION

The 82S180 and 82S181 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S180 and 82S181 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 4 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

The 82S180 and 82S181 are available in both the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S180/181, F or N, and for the military temperature range (-55°C to +125°C) specify S82S180/181, F.


FEATURES

- Address access time: N82S180/181: 70ns max S82S180/181: 90ns max
- Power dissipation: 85μW/bit typ
- Input loading: N82S180/181: -100μA max
- S82S180/181: -150µA max
 On-chip address decoding
- Output options:
 82S180: Open collector
 82S181: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
V _{OH} V _O	Output voltage High (82S180) Off-state (82S181)	+5.5 +5.5	Vdc
TA	Temperature range Operating N82S180/181 S82S180/181	0 to +75 -55 to +125	°C
T _{STG}	Storage	-65 to +150	

BIPOURE MEMORY

DC ELECTRICAL CHARACTERISTICS N82S180/181: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V S82S180/181: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER			N82S180/181			S82S180/181			LIAUT
		TEST CONDITIONS ¹	Min	Typ ²	Max	Min	Min Typ ² Ma		UNIT
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp	I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
V _{OL} Voh	Output voltage Low High (82S181)	$\begin{array}{c} I_{OUT} = 9.6 mA \\ \hline \overline{CE}_1 = low, \ l_{OUT} = -2 mA, \ \overline{CE}_2 = low, \\ CE_2 = high, \ CE_4 = high, \ high \ stored \end{array}$	2.4		0.45	2.4		0.5	V
I _{IL} I _{IH}	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
lolk lo(off) los	Output current Leakage (82S180) Hi-Z state (82S181) Short circuit (82S181)	$\begin{array}{c} \overline{CE}_1 = \text{high, V}_{OUT} = 5.5\text{V, } \overline{CE}_2 = \text{high,} \\ CE_3 = \text{low, CE}_4 = \text{low} \\ \overline{CE}_1 = \text{high, V}_{OUT} = 0.5\text{V, } \overline{CE}_2 = \text{high,} \\ CE_3 = \text{low, CE}_4 = \text{low} \\ \overline{CE}_1 = \text{high, V}_{OUT} = 5.5\text{V, } \overline{CE}_2 = \text{high,} \\ CE_3 = \text{low, CE}_4 = \text{low} \\ V_{OUT} = 0\text{V} \end{array}$	-20		40 -40 40 -70	-15		60 -60 60 -85	μΑ μΑ μΑ mA
Icc	V _{CC} supply current			140	175		140	185	mA
Cin Cout	Capacitance Input Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega, \ R_2 = 1k\Omega, \ C_L = 30pF$

N82S180/181: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V S82S180/181: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} 5.5V

DADAMETED	то	FROM	N82S180/181			S82S180/181			
PARAMETER			Min	Typ ²	Max	Min	Typ ²	Max	UNIT
Access time									ns
TAA	Output	Address		50	70	· .	50	90	
T _{CE}	Output	Chip enable		20	40		20	50	
Disable time									ns
T _{CD}	Output	Chip disable	1	20	40		20	50	

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at V $_{CC}$ = 5.0V, T $_{A}$ = +25°C.


82S180-F,N • 82S181-F,N

TEST LOAD CIRCUIT

±gnd All inputs: $t_r = t_f = 5 \text{ns} (10\% \text{ to } 90\%)$

C_L (INCLUDES SCOPE & JIG CAPACITANCE)

VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

PARAMETER				LIMITS		
		TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	Power supply voltage To program ¹	I _{CCP} = 375 ± 75mA, Transient or steady state	8.5	8.75	9.0	V
V _{CCL}	Verify limit Upper Lower	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	V _{CCP} = +8.75 ± .25V	1.4 300	1.5	1.6 450	V mA
ViH VIL	Input voltage High Low		2.4 0	0.4	5.5 0.8	٧
lih lil	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μΑ
Vout	Output programming voltage ³	$I_{OUT} = 200 \pm 20$ mA, Transient or steady state	16.0	17.0	18.0	٧
1oùt,	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
TR	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
tD	Pulse sequence delay		10			μs
T _{PR}	Programming time	V _{CC} = V _{CCP}	- 1 :		12	sec
T _{PSI}	Initial programming pause	V _{CC} = 0V	6			sec
T _{PR} T _{PR} +T _{PS}	Programming duty cycle4		. *		50	%
FL	Fusing attempts per link	A view			2	cycle

- Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
 V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
 Care should be taken to insure the 17±1V output voltage is maintained during the entire fusing cycle.

- Programming duty cycle is 50% after continuous programming at 100% duty cycle.
 This is an updated method of programming and does not obsolete any programming systems presently being used.

82S180-F,N • 82S181-F,N

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = High$, $\overline{CE}_2 = Low$, $CE_3 = High$ and $CE_4 = High$.
- 2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} = $8.75 \pm .25$ V.
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- 4. After $10\mu s$ delay, pulse the \overline{CE}_1 input to logic low for 0.3 to 0.5ms.
- 5. After 10μs delay, remove +17V from the programmed output.
- To verify programming, after 10 μs delay, lower V_{CC} to V_{CCH} = +5.5 ± .2V, and apply a logic low level to the CE₁ input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} =
- $\pm 4.5 \pm .2$ V, and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP} = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10 μs delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE

