

**DESCRIPTION**

The 82S190 and 82S191 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S190 and 82S191 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 3 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S190 and 82S191 devices are available in the commercial and military ranges. For the commercial temperature range (0°C to +75°C) specify N82S190/191, I, and for the military temperature range (-55°C to +125°C) specify S82S190/191, I.


**FEATURES**

- **Address access time:**  
 N82S190/191: 80ns max  
 S82S190/: 100ns max
- **Power dissipation :** 40µW/bit typ
- **Input loading:**  
 N82S190/191: -100µA max  
 S82S190/191: -150µA max
- **3 chip enable inputs**
- **On-chip address decoding**
- **Output options:**  
 82S190: Open collector  
 82S191: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**


**APPLICATIONS**

- **Prototyping/volume production**
- **Sequential controllers**
- **Microprogramming**
- **Hardwired algorithms**
- **Control store**
- **Random logic**
- **Code conversion**

**PIN CONFIGURATION**



**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VOH	Output voltage	+5.5	Vdc
VO	High (82S140) Off-state (82S141)	+5.5	
TA	Temperature range		°C
	Operating	0 to +75	
	N82S190/191	-55 to +125	
	S82S190/191		
TSTG	Storage	-65 to +150	

OBJECTIVE SPECIFICATION

82S190-I • 82S191-I

**DC ELECTRICAL CHARACTERISTICS** N82S190/191: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
 S82S190/191: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TEST CONDITIONS <sup>1</sup>	N82S190/191			S82S190/191			UNIT
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>IL</sub> V <sub>IH</sub> V <sub>IC</sub>	Input voltage Low High Clamp  I <sub>IN</sub> = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
V <sub>OL</sub> V <sub>OH</sub>	Output voltage Low High (82S191)  I <sub>OUT</sub> = 9.6mA I <sub>OUT</sub> = -2mA, CE <sub>1</sub> = Low, CE <sub>2</sub> = High, CE <sub>3</sub> = High, High stored	2.4		0.45	2.4		0.5	V
I <sub>IL</sub> I <sub>IH</sub>	Input current Low High  V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V			-100 40			-150 50	μA
I <sub>OLK</sub> I <sub>O(OFF)</sub> I <sub>OS</sub>	Output current Leakage (82S190) Hi-Z state (82S191) Short circuit (82S191)  V <sub>OUT</sub> = 5.5V, CE <sub>1</sub> = High, CE <sub>2</sub> = Low, CE <sub>3</sub> = Low V <sub>OUT</sub> = 0.5V, CE <sub>1</sub> = High, CE <sub>2</sub> = Low, CE <sub>3</sub> = Low V <sub>OUT</sub> = 5.5V, CE <sub>1</sub> = High, CE <sub>2</sub> = Low, CE <sub>3</sub> = Low V <sub>OUT</sub> = 0V			40 -40 40			60 -60 60	μA μA mA
I <sub>CC</sub>	V <sub>CC</sub> supply current		130	175		130	185	mA
C <sub>IN</sub> C <sub>OUT</sub>	Capacitance Input Output  V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		5 8			5 8		pF


**AC ELECTRICAL CHARACTERISTICS** R<sub>1</sub> = 470Ω, R<sub>2</sub> = 1kΩ, C<sub>L</sub> = 30pF  
 N82S190/191: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
 S82S190/191: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TO	FROM	N82S190/191			S82S190/191			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
T <sub>AA</sub> T <sub>CE</sub>	Access time Output Output	Address Chip enable		50 20	80 40		50 20	100 50	ns
T <sub>CD</sub>	Disable time Output	Chip disable		20	40		20	50	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) T<sub>A</sub> = +25°C

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V <sub>CCP</sub>	Power supply voltage To program <sup>1</sup>	I <sub>CCP</sub> = 375 ± 75mA, Transient or steady state			V
V <sub>CCH</sub> V <sub>CCL</sub>	Verify limit Upper Lower	5.3 4.3	5.5 4.5	5.7 4.7	V
V <sub>S</sub>	Verify threshold <sup>2</sup>	1.4	1.5	1.6	V
I <sub>CCP</sub>	Programming supply current	V <sub>CCP</sub> = +8.75 ± .25V			mA
V <sub>IH</sub> V <sub>IL</sub>	Input voltage High Low	2.4 0	0.4	5.5 0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input current High Low	V <sub>IH</sub> = +5.5V V <sub>IL</sub> = +0.4V			μA
V <sub>OUT</sub>	Output programming voltage <sup>3</sup>	I <sub>OUT</sub> = 200 ± 20mA, Transient or steady state			V
I <sub>OUT</sub>	Output programming current	V <sub>OUT</sub> = +17 ± 1V			mA
T <sub>R</sub>	Output pulse rise time	10		50	μs
t <sub>p</sub>	CE programming pulse width	0.3	0.4	0.5	ms
t <sub>D</sub>	Pulse sequence delay	10			μs
T <sub>PR</sub>	Programming time	V <sub>CC</sub> = V <sub>CCP</sub>			12
T <sub>PSI</sub>	Initial programming pause	V <sub>CC</sub> = 0V			6
$\frac{T_{PR}}{T_{PR}+T_{PS}}$	Programming duty cycle <sup>4</sup>				50
FL	Fusing attempts per link				2

NOTES

1. Bypass V<sub>CC</sub> to GND with a 0.01μF capacitor to reduce voltage spikes.
2. V<sub>S</sub> is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle.
4. Programming duty cycle is 50% after continuous programming at 100% duty cycle.
5. This is an updated method of programming and does not obsolete any programming systems presently being used.

**PROGRAMMING PROCEDURE**

1. Terminate all device outputs with a 10kΩ resistor to V<sub>CC</sub>. Apply  $\overline{CE}_1 = \text{High}$ ,  $CE_2 = \text{High}$  and  $CE_3 = \text{High}$ .
2. Select the Address to be programmed, and raise V<sub>CC</sub> to V<sub>CCP</sub> = 8.75 ± .25V.
3. After 10μs delay, apply V<sub>OUT</sub> = +17 ± 1V to the output to be programmed. Program one output at the time.

4. After 10μs delay, pulse the  $\overline{CE}_1$  input to logic low for 0.3 to 0.5ms.
5. After 10μs delay, remove +17V from the programmed output.
6. To verify programming, after 10μs delay, lower V<sub>CC</sub> to V<sub>CCH</sub> = +5.5 ± .2V, and apply a logic low level to the  $\overline{CE}_1$  input. The programmed output should remain in the high state. Again, lower V<sub>CC</sub> to V<sub>CCL</sub> =

+4.5 ± .2V, and verify that the programmed output remains in the high state.

7. Raise V<sub>CC</sub> to V<sub>CCP</sub> = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
8. After 10μs delay, repeat steps 2 through 7 to program all other address locations.

**TYPICAL PROGRAMMING SEQUENCE**

