

93452 / 93453

ISOPLANAR SCHOTTKY TTL MEMORY 1024x4-BIT PROGRAMMABLE READ ONLY MEMORY

*Getaway
Schottky
There are w. 1024
1024 x 4
Schottky
Row BA
12/1/82*




*1024
Schottky
1024 x 4
1024-17
TTL
Book*

DESCRIPTION - The 93452 and 93453 are fully decoded high-speed 4096-bit field Programmable Read Only Memories organized 1024 words by four bits per word. The devices are identical except for the output stages. The 93452 has uncommitted collector outputs, while the 93453 has 3-state outputs. In either case, the outputs are enabled when \overline{CS}_1 and \overline{CS}_2 are LOW.

- FULL MIL AND COMMERCIAL RANGES
- FAST ADDRESS ACCESS TIME - 35 ns TYP
- ORGANIZATION - 1024 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS - 93452
- 3-STATE OUTPUTS - 93453
- FULLY DECODED - ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- 18-PIN DUAL IN-LINE PACKAGE
- REPLACES FOUR 256 X 4 PROMs

PIN NAMES

- A_0 to A_9 Address Inputs
- $\overline{CS}_1, \overline{CS}_2$ Chip Select Inputs
- O_1 to O_4 Data Outputs



FUNCTIONAL DESCRIPTION – The 93452 and 93453 are bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by four bits per word. Open collector outputs are provided on the 93452 for use in wired-OR systems. The 93453 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects for both devices are active LOW; conversely, a HIGH (logic "1") on the \overline{CS}_1 or \overline{CS}_2 will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_9 inputs, the chip is selected, and data is valid at the outputs after t_{AA} nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING – The 93452 and 93453 are manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

PROGRAMMING SPECIFICATIONS

CHARACTERISTIC	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	V_{IH}	2.4	5.0	5.0	V	Do not leave inputs open
	V_{IL}	0	0	0.4	V	
Chip Select	$\overline{CS}_1, \overline{CS}_2$	2.4	5.0	5.0	V	Pin 8 or 10 or both
Programming Voltage Pulse	V_{QP}	20	21	21	V	Applied to output to be programmed
Programming Pulse Width	t_{pw}	0.05	0.18	50	ms	All bits can be programmed in ≤ 4.1 sec.
Duty Cycle, Programming Pulse			20	*	%	*Maximum duty cycle to maintain $T_C < 85^\circ C$
Programming Pulse Rise Time	t_r	0.5	1.0	3.0	μs	
Number of Pulses Required		1	4	8		
Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
Case Temperature	t_c		25	85	$^\circ C$	
Programming Pulse Current Max.	I_{OP}			100	mA	If pulse generator is used, set current limit to this max value
Low V_{CC} Read	V_{CC}		4.4	5.0	V	Programming Read Verify

PROGRAMMING SEQUENCE – The Fairchild 93452/93453 may be programmed using the following method.

1. Apply the proper power, $V_{CC} = 5.0$ V, $GND = 0$ V.
2. Select the word to be programmed by applying the appropriate voltages to the address pins A_0 through A_9 .
3. Enable the chip for programming by application of a HIGH (logic "1") to Chip Select (\overline{CS}_1 , pin 8 or \overline{CS}_2 , pin 10 or both).
4. Apply the 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), i.e., 2.4 V to V_{CC} . Note that only one output may be programmed at a time.
5. To verify the logic "0" in the bit just programmed, remove the programming pulse from the output and sense it after applying logic "0"s to Chip Select inputs \overline{CS}_1 and \overline{CS}_2 .
6. The above procedure is then repeated to program other bits on the chip.
7. See Chapter 6 for further details.

7

BOARD PROGRAMMING – To program a single PROM out of a group of "OR" tied memories the following procedure is required. (See Figure 1)

1. Connect all \overline{CS}_2 pins to ground.
2. Connect the outputs of a TTL Decoder (supplied by $V_{CC} = +12.6\text{ V}$, $V_{EE} = +7.6\text{ V}$) to the \overline{CS}_1 pins of the memories on the board.
3. Address the decoder such that the particular decoder output connected to the \overline{CS}_1 pin of the memory to be programmed will be LOW at +7.8 V. All the other decoder outputs will be HIGH at +10.6 V.
4. Apply the 21 V programming pulse to one group of "OR" tied outputs selected for programming; only the addressed bit in the +7.8 V selected memory will program, all other memories remain deselected (those with $\overline{CS}_1 = +10.6\text{ V}$).
5. To verify the logic "0" in the bit just programmed remove programming pulse and sense the "OR" tie after lowering the decoder supplies to the conventional $V_{CC} = +5.0\text{ V}$, $V_{EE} = 0\text{ V}$.




Figure 1

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V_{CC}	-0.5 V to +7.0 V
Input Voltages	-0.5 V to +5.5 V
Current into Output Terminal	100 mA
Output Voltages	-0.5 V to +5.5 V

GUARANTEED OPERATING RANGES

PART NUMBERS	SUPPLY VOLTAGE (V _{CC})			TEMPERATURE
	MIN	TYP	MAX	
93452XC, 93453XC	4.75 V	5.0 V	5.25 V	0°C to +75°C
93452XM, 93453XM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

X = package type; F for Flatpak, D for Ceramic DIP, P for Plastic DIP. See Package Information on this data sheet.

DC CHARACTERISTICS: Over guaranteed operating ranges unless otherwise noted.

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
I _{CEX}	Output Leakage Current (93452 only)			50	μA	V _{CC} = 5.25 V, V _{CEX} = 4.95 V, 0°C to +75°C Address any HIGH Output
I _{CEX}	Output Leakage Current (93452 only)			100	μA	V _{CC} = 5.5 V, V _{CEX} = 5.2 V, -55°C to +125°C Address any HIGH Output
V _{OL}	Output LOW Voltage		0.30	0.45	V	V _{CC} = MIN, I _{OL} = 16 mA A _g = +10.8 V, A ₂ = 10.8 V
V _{OH}	Output HIGH Voltage (93453 only)	2.4			V	V _{CC} = MIN, I _{OH} = -2.0 mA
I _{off}	Output Leakage Current for HIGH Impedance State (93453 only)			50 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V 0°C to +75°C
I _{off}	Output Leakage Current for HIGH Impedance State (93453 only)			100 -50	μA μA	V _{OH} = 2.4 V V _{OL} = 0.4 V -55°C to +125°C
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
I _F	Input LOW Current I _{FA} (Address Inputs) I _{FCS} (Chip Select Inputs)		-160	-250	μA	V _{CC} = MAX, V _F = 0.45 V
			-160	-250	μA	
I _R	Input HIGH Current I _{RA} (Address Inputs) I _{RCS} (Chip Select Input)			40	μA	V _{CC} = MAX, V _R = 2.4 V
				40	μA	
I _{CC}	Power Supply Current		120	170	mA	V _{CC} = MAX, Outputs Open Inputs Grounded and Chip Selected
C _O	Output Capacitance		7		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
C _{IN}	Input Capacitance		4		pF	V _{CC} = 5.0 V, V _O = 4.0 V, f = 1.0 MHz
V _C	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _A = -18 mA

AC CHARACTERISTICS: T_A = 0°C to +75°C, V_{CC} = 5.0 V ±5%

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _{AA-} t _{AA+}	Address to Output Access Time		30	55	ns	See Waveforms and Test Circuits
			30	55		
t _{ACS-} t _{ACS+}	Chip Select Access Time		15	25	ns	
			15	25		


AC CHARACTERISTICS: T_A = -55°C to +125°C, V_{CC} = 5.0 V ±10%

SYMBOL	CHARACTERISTIC	LIMITS			UNITS	CONDITIONS
		MIN	TYP (Note 1)	MAX		
t _{AA-} t _{AA+}	Address to Output Access Time		30	70	ns	See Waveforms and Test Circuits
			30	70		
t _{ACS-} t _{ACS+}	Chip Select Access Time		15	30	ns	
			15	30		

Note 1: Typical limits are at V_{CC} = 5.0 V, +25°C and max loading.

7

AC WAVEFORMS



AC TEST OUTPUT LOAD

