

# TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT MASK ROM  
N CHANNEL SILICON GATE DEPLETION LOAD

## TMM333P

### DESCRIPTION

The TMM333P is a 32,768 bits read only memory organized as 4,096 words by 8 bits. It is suitable for use in programming of production apparatus used micro processor because of its low cost per bit.

The TMM333P's mask making is carried out by computer using punched paper tape data of customer and then sample manufacturing will start. Then for customer, 32,768 bits memory data and two chip select input active logic are programmable.

Therefore the TMM333P manufacturing procedure goes through three steps before mass production. First step is a acceptance of customer's punched paper tape data. Second step is a presentation of

programmed sample (Engineering Sample) for customers. Third step is a verification of Engineering Sample by customers. Sample verification is most important and Toshiba will enter into mass production after above three steps are concluded. Then Toshiba will adopt a established on-line system and so can respond to a customer's needs quickly and can maintain a stable delivery.


The TMM333P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production of high performance. The TMM 333P is moulded in a 24 pin standard plastic package.

### FEATURES

- Single 5V supply voltage;  $V_{CC} = 5V \pm 5\%$
- Access time;  $t_{ACC} = 450 \text{ ns. (Max.)}$
- Directly TTL compatible; All inputs and outputs
- Programmable chip select inputs; CS1, CS2, Easy memory expansion
- Three state outputs; OR tie capability
- Static operation; No clocks are required.
- Input protected; All inputs have protection against static charge
- Pin to pin compatible; TMS4732


### PIN CONNECTION

(TOP VIEW)



$A_0 \sim A_6$	Row address inputs
$A_7 \sim A_{11}$	Column address inputs
$D_0 \sim D_7$	Data outputs
$CS_1 / \overline{CS_1}, CS_2 / \overline{CS_2}$	Chip select inputs
VCC	Power supply terminal
GND	Ground

### BLOCK DIAGRAM



## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>CC</sub>	Power supply voltage	-0.5 ~ 7.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	Input and output voltage	-0.5 ~ 7.0	V
T <sub>opr</sub>	Operating temperature	0 ~ 70	°C
T <sub>stg</sub>	Storage temperature	-55 ~ 150	°C
T <sub>SDR</sub>	Soldering temperature - time	260 · 10	°C · sec
P <sub>D</sub>	Power Dissipation (T <sub>a</sub> = 70°C)	1.0	W

## D.C. OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>IH</sub>	Input high voltage	—	2.0	—	V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input low voltage	—	-0.5	—	0.8	V
V <sub>CC</sub>	Power supply voltage	—	4.75	5.0	5.25	V

## D.C. and OPERATING CHARACTERISTICS (T<sub>a</sub> = 0°C ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = V <sub>CC</sub>	—	0.01	10	μA
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = GND	—	-0.01	-10	μA
V <sub>OH</sub>	Output high voltage	I <sub>SOURCE</sub> = -0.4mA	2.4	3.0	—	V
V <sub>OL</sub>	Output low voltage	I <sub>SINK</sub> = 2.1mA	—	0.2	0.4	V
I <sub>OH</sub>	Output high current	V <sub>OUT</sub> = 2.4V	-0.4	-3.0	—	mA
I <sub>OL</sub>	Output low current	V <sub>OUT</sub> = 0.4V	2.1	5.0	—	mA
I <sub>LO</sub>	Output leakage current	C <sub>S</sub> = 0.8V, C <sub>S</sub> = 2.0V V <sub>OUT</sub> = 0.4V to V <sub>CC</sub>	—	± 0.01	± 10	μA
I <sub>CC</sub>	Supply current	I <sub>OUT</sub> = 0mA	—	60	100	mA

\* T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5V

## A.C. CHARACTERISTICS (T<sub>a</sub> = 0°C ~ 70°C, V<sub>CC</sub> = 5V ± 5%, C<sub>L</sub> = 100pF, t<sub>r</sub>, t<sub>f</sub> = 20ns)


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.*	MAX.	UNIT
t <sub>ACC</sub>	Access time	t <sub>AC</sub> ≤ 100ns	—	300	450	ns
t <sub>CO</sub>	Output delay time from chip select	t <sub>AC</sub> ≥ t <sub>ACC</sub>	—	120	200	ns
t <sub>OD</sub>	Output deselect time	—	0	100	150	ns
t <sub>RC</sub>	Read cycle time	—	450	—	—	ns

\* T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = A. C. GND	—	4	10	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = A. C. GND	—	8	15	pF

Note: This parameter is periodically sampled and is not 100% tested.

**TIMING WAVEFORMS**



**PAPER TAPE FORMAT**

Punched paper tape data must be a positive logic and use a 7 to 8 bit ASCII code. Format 1 (including Data and Check sum every word).

```

NULL
▼TMM333P·XXXX▼
CR LF
▼MSB = D7▼
CR LF
N8:
CR LF
Ruuu0; X07P3; . . . : XF1P5;
CR LF
.
.
.
CR LF
R40B8; X01P1; . . . : X3AP4;
CR LF
(CS1 = 0)
CR LF
(CS2 = 1)
CR LF
$
CR LF
NULL
    
```

Take NULL more than fifty characters.

Contents in single quotation mark (▼...▼) indicates a comment and XXXX is a user's number. CR and LF indicate carriage return and line feed respectively.

Specify MSB pin. (D<sub>7</sub> or D<sub>0</sub>)

N8 indicates a 8-bit mask pattern. Semicolon ( ; ) indicates a punctuation of data.

R indicates an absolute address. Enter the address by decimal code every eight words.

X indicates hexadecimal code. So enter the data represented by hexadecimal code every word after X.

P indicates a check sum of its word. So enter a sum of one's number in a word by decimal code after P.


Data modification: Enter the modified address before the End mark and then enter the data following above procedure independently or serially. Modification can be allowed from 0 address to 4095 address.

Customers can program the active logic of two chip select inputs independently. Specify the active logic of chip select input in the brackets. The example is shown in Figure. In this example, chip is active under the condition that CS<sub>1</sub> = '0' and CS<sub>2</sub> = '1'.

\$ Indicates an End mark .

Take NULL more then fifty characters.

## Format 2 (including Data only every word)




R indicates an absolute address. Enter the address by decimal code every sixteen words.

X indicates a hexadecimal code and so enter the data of sixteen words continuously after X.


Data modification: This procedure is following to Format 1. Otherwise specified in Format 1.

Format 1 and Format 2 are Toshiba preferred Format.  
The other acceptable Format is Intel BPNF Format.

### OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Sept., 1980 Toshiba Corporation