J & N PACKAGE

This Data Sheet is Applicable to All TMS27C32s and TMS27PC32s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 4K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 32K MOS ROMs. PROMs. and EPROMs
- JEDEC Standard Pinout
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

VCC ±5%	V <sub>CC</sub> ± 10%	
'27C32-100	'27C32-10	100 ns
'27C/PC32-120	'27C/PC32-12	120 ns
'27C/PC32-150	'27C/PC32-15	150 ns
'27C/PC32-2	'27C/PC32-20	200 ns
'27C/PC32	'27C/PC32-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines

	(TO	P VIE	N)	
Α7	<b>1</b>	U <sub>24</sub>	h	Vcc
A6	∏2	23	5	A8
A5	]3	22	5	A9
A4	₫4	21	6	A11
A3	_ 5	20	Ď.	G/V <sub>PP</sub>
A2	<b>∏</b> 6	19	6	A10
A1	7	18	Ь	Ē
A0	□8	17		Q8
Q1	<b>]</b> 9	16		Q7
Q2	10	15		Q6
Q3	<b>1</b> 11	14		Q5
GND	412	13		Q4

F	IN NOMENCLATURE
A0-A11	Address Inputs
Ē	Chip Enable
G/V <sub>PP</sub>	Output Enable/12-13 V
	Programming Power Supply
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply

- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active . . . 132 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available with 168 Hour Burn-In, and also Extended Guaranteed Operating Temperature Ranges

#### description

The TMS27C32 series are 32,768-bit ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC32 series are 32,768-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C32 and the TMS27PC32 are pin compatible with 24-pin 32K MOS ROMs, PROMs, and EPROMs.

The TMS27C32 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C32 is available with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C32-\_\_JL and TMS27C32-\_\_JE, respectively). The TMS27C32 is also offered with 168 hour burn-in on both temperature ranges (TMS27C32-\_\_JL4 and TMS27C32-\_\_JE4, respectively). (See table on page 2).



The TMS27PC32 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC32 is guaranteed for operation from 0°C to 70°C (NL suffix).

All package styles conform to JEDEC standards.

EPROM	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN  0°C to 70°C -40°C to 85°C		SUFFIX FOR PEP4 168 ± 8 HR. BURN-IN VS TEMPERATURE RANGES			
	0°C to 70°C	-40°C to 85°C				
TMS27C32-XXX	JL	JE	JL4	JE4		

These 32K EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a VCC of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a VCC of 6.5 V for a nominal programming time of 1 second. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast, or 13.0 V for SNAP! Pulse) and 12 V on A9 for signature mode.

FUNCTION				MODE				
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	_	ature ode
Ē (18)	V <sub>IL</sub>	VIL	VIH	VIL	V <sub>IL</sub>	VIH	V	IL
₫/Vpp (20)	VIL	ViH	χ <sup>†</sup>	Vpp	VIL	V <sub>PP</sub>	V	İL
V <sub>CC</sub> (24)	vcc	vcc	vcc	VCC	vcc	Vcc	V	СС
A9 (22)	×	×	×	x	×	×	VH <sup>‡</sup>	VH <sup>‡</sup>
AO (8)	×	×	×	×	×	×	VIL	VIH
Q1-Q8							CC	DDE
(9-11,	POUT	Hi-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE
13-17)							97	08

<sup>&</sup>lt;sup>†</sup>X Can be V<sub>IL</sub> or V<sub>IH</sub>.

 $<sup>^{\</sup>ddagger}V_{H} = 12 \text{ V } \pm 0.5 \text{ V}.$ 

### read/output disable

When the outputs of two or more TMS27C32s or TMS27PC32s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$ /Vpp pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### latchup immunity

Latchup immunity on the TMS27C32 and TMS27PC32 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family." available through TI Field Sales Offices.

#### power down

Active I<sub>CC</sub> current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C32)

Before programming, the TMS27C32 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0s are programmed into the desired locations. A programmed logic 0 can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C32, the window should be covered with an opaque label.

#### initializing (TMS27PC32)

The one-time programmable TMS27PC32 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

### **SNAP!** Pulse programming

The 32K EPROM and PROM can be programmed using the TI SNAPI Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of one second. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100  $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $\overline{G}/Vpp = 13.0 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ , and  $\overline{E} = V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified when  $V_{CC} = 5 \text{ V}$ ,  $\overline{G}/Vpp = V_{IL}$ , and  $\overline{E} = V_{IL}$ .

#### fast programming

The 32K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when  $\overline{G}/Vpp = 12.5 \text{ V}$ ,  $V_{CC} = 6.0 \text{ V}$ , and  $\overline{E} = V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $\overline{G}/V_{PP} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified when  $V_{CC} = \overline{G}/V_{PP} = 5 \text{ V}$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

### program verify

Programmed bits may be verified when  $\overline{G}/VPP$  and  $\overline{E} = VII$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 22) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 8); i.e., A0 =  $V_{\parallel}L$  accesses the manufacturer code which is output on Q1-Q8; A0 =  $V_{\parallel}L$  accesses the device code which is output on Q1-Q8. All other addresses must be held at  $V_{\parallel}L$ . Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 08.






FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART






FIGURE 2. FAST PROGRAMMING FLOWCHART

## logic symbols†





<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ‡

Supply voltage range, VCC (see Note 1)
Supply voltage range, Vpp (see Note 1)
Input voltage range (see Note 1): All inputs except A90.6 V to 6.5 V
A90.6 V to 13.5 V
Output voltage range (see Note 1)
Operating free-air temperature range ('27C32 JL and JL4; '27PC32 NL) 0 °C to 70 °C
Operating free-air temperature range ('27C32 JE and JE4) 40 °C to 85 °C
Storage temperature range

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

				'27G32-100 '27G32-10 '27C/PC32-120 '27C/PC32-12 '27C/PC32-150 '27C/PC32-15 '27C/PC32-2 '27C/PC32-20 '27C/PC32 '27C/PC32-25			5 20	UNIT		
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see No	ite 2)	4.75	5	5.25	4.5	5	5.5	
Vcc	V <sub>CC</sub> Supply voltage	Fast programming algorithm		5.75	6	6.25	5.75	6	6.25	V
		SNAP! Pulse progra	amming algorithm	6.25	6.5	6.75	6.25	6.5	6.75	
<i>₹</i> 0/	C	Fast programming	algorithm	12	12.5	13	12	12.5	13	
G/VPP	Supply voltage	SNAP! Pulse progr	amming algorithm	12.75	13	13.25	12.75	13	13.25	<b>'</b>
1/	Mich level inner		TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
VIH	H High-level input voltage		CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	ľ
	II Low-level input voltage		TTL	-0.5		0.8	-0.5		0.8	
VIL	Low-level input	CMOS		-0.5		0.2	-0.5		0.2	٧
ŤA	A Operating free-air temperature (See table, page 2)			(See 1	able, pa	ige 2)	(See tal	ole, pag	e 2)	°C

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	High-level output voltage  Low-level output voltage		I <sub>OH</sub> = -2.5 mA	3.5			V
νон		I <sub>OH</sub> = -20 μA	VCC -0.	1		٧	
	OL Low-level output voltage		I <sub>OL</sub> = 2.1 mA			0.4	٧
VOL	Low-level output voltage		I <sub>OL</sub> = 20 µA			0.1	V
lj .	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			± 1	μА
10	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$			± 1	μА
IPP	G/Vpp supply current (du	ring program pulse)	G/V <sub>PP</sub> = 13 V		35	50	mA
1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, Ē = V <sub>IH</sub>		250	500	μА
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		0.4 0.1 ±1 ±1 35 50	μА	
	<u> </u>		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> ,				
ICC2	VCC supply current (active)		t <sub>cycle</sub> = minimum cycle time, outputs open		10	25	mA

<sup>&</sup>lt;sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	]	6	10	рF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	pF

<sup>&</sup>lt;sup>†</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.



<sup>&</sup>lt;sup>‡</sup>Capacitance measurements are made on sample basis only.

## switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

	PARAMETER	TEST CONDITIONS	′27C32-100 ′27C32-10		'27C/PC32-120 '27C/PC32-12		'27C/PC32-150 '27C/PC32-15		UNIT
		(CEE ITO IEO S AITO 4)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address			100		120		150	ns
t <sub>a(E)</sub>	Access time from chip enable			100		120		150	ns
ten(G)	Output enable time from G/Vpp	C <sub>L</sub> = 100 pF,		50		55		75	ns
<sup>t</sup> dis	Output disable time from G/Vpp or E, whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	40	0	45	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}/Vpp$ , whichever occurs first $\dagger$	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C/P		'27C/P	C32 C32-25	UNIT
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			200		250	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		200		250	ns
ten(G)	Output enable time from G/Vpp	1 Series 74 TTL Load,		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/Vpp$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	Input t <sub>r</sub> ≤20 ns, Input t <sub>f</sub> ≤20 ns	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G/Vpp, whichever occurs first <sup>†</sup>		0		0		ns

<sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}=6~V$ and $\overline{G}/Vpp=12.5~V$ (Fast) or $V_{CC}=6.50~V$ and $\overline{G}/Vpp=13.0~V$ (SNAP! Pulse), $T_A=25\,^{\circ}C$ (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
tdis(G)	Output disable time from G/Vpp	0		130	ns
ten(G)	Output enable time from G/Vpp			150	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 11).

4. Common test conditions apply for tdis except during programming.

6

## TMS27C32 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC32 32,768-BIT PROGRAMMABLE READ-ONLY READ-ONLY MEMORY

recommended timing requirements for programming:  $V_{CC}=6$  V and  $\overline{G}/V_{PP}=12.5$  V (Fast) or  $V_{CC}=6.50$  V and  $\overline{G}/V_{PP}=13.0$  V (SNAP! Pulse),  $T_A=25$  °C (see Note 3)

			MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
		SNAP! Pulse programming algorithm	95	100	105	μS
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
tsu(A)	Address setup time		2			μs
t <sub>su(D)</sub>	Data setup time		2			μS
t <sub>su(VPP)</sub>	G/Vpp setup time		2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			μS
th(A)	Address hold time		0			μs
th(D)	Data hold time		2			μS
th(VPP)	G/Vpp hold time		2			μS
t <sub>rec(PG)</sub>	⟨G/Vpp recovery time		2			μS
tEHD	Data valid from E low				1	μS
tr(PG)G	G/Vpp rise time		50			ns

NOTE 3: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference page 11).



## PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT


## AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both outputs.

## read cycle timing





†t<sub>dis(G)</sub> is a characteristic of the device but must be accommodated by the programmer. ‡12.5 V G/Vpp and 6.0 V V<sub>CC</sub> for Fast programming; 13.0 V G/Vpp and 6.50 V V<sub>CC</sub> for SNAP! Pulse programming.

### device symbolization

This data sheet is applicable to all TI TMS27C32 CMOS EPROMs and TMS27PC32 CMOS PROMs with the data sheet revision code "A" as shown below.

