## Distinctive Characteristics

- 256-bit fully decoded silicon gate MOS static random access memories.
- Typical access time: 650 ns Am1101A1 850 ns Am1101A
- Chip select and OR tieable outputs allow easy expansion to large memories.
- 100% reliability assurance testing in compliance with MIL STD 883.

## FUNCTIONAL DESCRIPTION

The Advanced Micro Devices' Am1101A and Am1101A1, are silicon gate MOS fully decoded random access 255-word by 1-bit memories. Low threshold silicon gate technology enables the devices to interface directly with standard.DLL and TL circuits. The memories use normally standard DLL and TL circuits. The memories use normally is deal Tor user in small buller memory applications. The Am1101A1 is a selected Am1101A for applications where higher speed is required and the Am1101ADM is a selected Am1101A which operates over the full military temperature range. The memories have an active LOW chip select input and OR tiesbel complementary outputs for ease of memory expansion. The chip select input can be driven by TTL MSI decoders such as the Am501.


These memories are operated by applying DTL or TTL logic levels to the device inputs. For a read operation the chip select input, CS is held at a LOW logic operation. The applied the pattern is applied to the address inputs and the read write input is held at a LOW logic level. The information stored in the addressed location is read out on complementary outputs, DO and DO, that can directly drive DTL or TTL circultry. For a write operation, the chip select is held at a

LOW logic level and the read/write input is moved to a HiGH logic level 300ns or more after the address has been selected and held HiGH for at least 400ns. This is to allow time for address decoding and to ensure writing data into the correct location. The data to be written into the addressed location must be present for at least 300ns before the end of the write command. During the write operation, if the chip is selected, the data outputs follow the data input line.


When the chip is unselected both the read/write and the data input leads are ineffective and both outputs go to a high impedance "OFF" state. The chip select, however, does not operate on the address decoders. This feature allows an effective increase in memory speed in some applications by using the faster delay from the chip select to the output.

The memory can be operated in a low power standby mode by switching the periphery circuity supply.  $V_0$  to  $V_0$  and maintaining only the cell power supply.  $V_1$  supply current when a chip is selected, the  $V_2$  supply is separated from the  $V_2$ . In this mode of operation the chip select and  $V_2$  pin can be tied together, allowing full power to be disapted only in selected chips and considerably reducing the system power in a large memory system.


## LOGIC SYMBOL




### BLOCK DIAGRAM



## Am1101A ORDERING INFORMATION



# CONNECTION DIAGRAM Top View



Power Dissipation at Room Temperature
All Input and Output Voltages with respect to the Most Positive Supply Voltage, V<sub>CC</sub>

700 m<sup>1</sup>

Supply Voltages V<sub>DD</sub> and V<sub>D</sub> with respect to V<sub>CC</sub>

Temperature (Case) Under Bias (Note 2)

+0.3 V to -20

## OPERATING RANGE

Device	V <sub>cc</sub>	<b>V</b> <sub>D</sub>	Voc	Temperature		
1101A, 1101A1	+5.0 ±5%	9.0 ±5%	-9.0 ±5%	0°C to +75°C		
Am1101ADM	+5.0 ±5%	-10.0 ±5%	-10.0 ±5%	-55°C to +125°C		

## ELECTRICAL CHARACTERISTICS (over operating range unless otherwise specified)

	Test Conditions	Am1101A, Am1101A1			Am1101 A DM (Note 3)				
Parameters		Min	Typ	Mex	Min	Typ	Max	Unit	
V <sub>OH</sub> Output HIGH Voltage	l <sub>OH</sub> = -100 μA	3.5	4.9		3.5	4.9		Volts	
V <sub>OL</sub> Output LOW	I <sub>OL</sub> = -2.0 mA		7	0.45	-			1	
Voltage	l <sub>OL</sub> = -1.8 mA	1					0.45	Volts	
V <sub>H</sub> (Now 4) Input HIGH Voltage		V <sub>cc</sub> -2	-	V <sub>cc</sub> +0.3	V <sub>cc</sub> -1		V <sub>cc</sub> +0.3	Volts	
V <sub>s.</sub> (Nom 4) Input LOW Voltage		-10	-	V <sub>CC</sub> -4.5	-10		V <sub>CC</sub> -4.5	Volts	
L Input Load Current	V <sub>IN</sub> = 0.0 V		1.0	500		1.0	500	nA	
Lo Output Leakage Current	V <sub>OUT</sub> = 0.0 V,		1.0	500		1.0	500	nA	
l <sub>os</sub> Output Sink	V <sub>Out</sub> = 0.45 V	2.0	8.0	-	1.8	8.0	<u> </u>	mA	
Current	V <sub>OUT</sub> = 0.45 V, T <sub>A</sub> = +25°C	3.0		<b>†</b>	3.0		1		
I <sub>OH</sub> Output Source Current	V <sub>Out</sub> = 0.0 V	-2.0	-8.0		-1.8	-8.0	<b> </b>	mA	
	V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = +25°C	-3.0		† <u>†</u>	-3.0				
Car Output Clamp Current	V <sub>OUT</sub> = -1.0 V		6	13		6	19	mA	
l <sub>to</sub> DC Power Supply Current	I <sub>CL</sub> = 0.0 mA, T <sub>A</sub> = MIN.			-16			-24	mA	
	I <sub>OL</sub> = 0.0 mA, T <sub>A</sub> = 25°C		-9	-12		-11	-14		
DC Power Supply	I <sub>OL</sub> = 0.0 mA, T <sub>A</sub> = MIN.			-24			-35	mA	
Current	i <sub>OL</sub> = 0.0 mA, T <sub>A</sub> = 25°C		-12	-18		-14	-21		
C <sub>IM</sub> (Note 5) Input Capacitance	$V_{iN} = V_{CC}$ , $f = 1 \text{ MHz}$		7	10		7	10	pF	
Cout (Note 5) Output Capacitance	V <sub>OUT</sub> = V <sub>CC</sub> , f = 1 MHz		7	10		7	10	рF	
C <sub>D</sub> (Note 5) Capacitance on V <sub>D</sub>	$V_0 = \mathcal{Y}_{CC}$ , $I = 1 \text{ MHz}$		20	35		20	35	рF	

Held 1: Streeges above those listed in "MAXIMUM RATINGS" may cause permanent damage to the device. This is a street rating only and functional operation at the or at any other condition above those indicated in the operating sections of this specification is not implied. Employer to should be maximum materially condition.

Note 2: The thermal resistance f<sub>CA</sub> Case to Ambient is to a large extent dependent on ambient conditions such as velocity of air and the positions of packages of mounting boards relative to one another.

Note 4: A TTI device driving the manual workings and T = +25°C

news of A TTL device driving the memory must have its output HIGH  $\geq V_{\rm pt}$  min and its output LOW  $< V_{\rm pt}$  max even when driving other circuity.

# "WITCHING CHARACTERISTICS (Over operating range unless otherwise noted) (Output load is 1 TTL gate and 20 pF)

rameters Description		Conditions	Min.	(Note 1)	Max.	Units	
tpd(A) A	Access Time,	Am1101A	CS = L	0.05	0.85	1.5	μз
	Address to Output HIGH or LOW	Am1101A1	See Fig. 1	0.05	0.65	1.0	μς
t <sub>pd on</sub> (CS)	Delay, Chip Select to Output Active		Fig. 1	0.05	0.2	0.3	μς
t <sub>pd off</sub> (CS)	Delay, Chip Select to Output HIGH Impedance State		Fig. 1	0.05	0.1	0.3	μs
tpw(CS)	Minimum Chip Select Pulse Width (Note 2)		Fig. 2			0.4	μs
t <sub>pw</sub> (w)	Minimum Write Pulse Width (Note 2)		Fig. 2	1	1	0.4	μς
t <sub>s</sub> (A)	Address Set-Up Time		Fig. 2	1	1	0.3	μς
th(A)	Address Hold Time		Fig. 2			0.1	μs
t <sub>s</sub> (D)	Data Set-Up Time		Fig. 2			0.3	μs
t <sub>h</sub> (D)	Data Hold Time		Fig. 2			0.1	μs
	System Read Cycle	Am1101A		1.5	+		1
	(defined by tpd (A)	Am1101A1	Fig. 1			:	μς
Tw	System Write Cycle (defined by t <sub>s</sub> mex + t <sub>pw</sub> mex + t <sub>h</sub> mex			0.8			μs


Note 1: Typical appeds are at 25°C ambient.


Note 2: To write, CS and W must both be active for at least 400 ns; either signal can be used as a 400 ns "write pulse" if the other one is active during the writing period.


## **SWITCHING WAVEFORMS**

#### CONDITIONS OF TEST:


Input pulse amplitudes: 0 to 5V, input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5 V levels (unless otherwise noted). Output load is 1 TTL gate and  $C_1 = 20 \, \text{pF}$ ; measurements made at output of TTL gate  $(t_{\text{PD}} \le 10 \, \text{nsec})$ .







This Material Copyrighted By Its Respective Manufacturer



This Material Copyrighted By Its Respective Manufacturer