MULTIPLEXED ADDRESS AND REFRESH FOR 16 K OR 64 K DYNAMIC RAMs ■ NO LIMITATION ON THE NUMBER OF SELEC-TABLE MEMORY PLANES (colors, grey levels or any other attributes) MULTIPAGE APPLICATION CAPABILITY ON-CHIP FULL ASCII CHARACTER GENERA-TOR (96) - MAXIMUM ALPHANUMERIC SCREEN DENSITY: 170 x 57 - PROGRAMMA-BLE SIZES AND ORIENTATIONS DIRECT INTERFACING WITH THE MONITOR THROUGH THE COMPOSITE SYNCHRO AND **BLANKING SIGNALS** AUTOMATIC ALLOCATION OF DISPLAY ME-


MORY IN REFRESH, WRITE, DUMP, AND DIS-

LIGHT PEN REGISTERS AND CONTROL SI-

THREE TYPES OF INTERRUPT REQUESTS

- external PROM HIGH SPEED VECTOR PLOT WELL SUITED TO ANIMATION - 4 TYPES OF LINES
- 512) HORIZONTAL RESOLUTION : 256, 320*, 384*, 512, 640*, 768*, 1024, FULL SCREEN.(*) with
- WHITE OR COLOR : VERTICAL RESOLUTION : 525 LINE MONI-TOR (208 OR 416). 625 LINE MONITOR (256 or
- SELECTABLE RESOLUTIONS IN BLACK AND
- MOS GRAPHIC DISPLAY PROCESSOR (GDP)

SGS-THOMSON MICROELECTRONICS




Ρ

DIP 40

EF9367

- (Plastic Package) **ORDER CODE :** EF9367P

PIN CONNECTIONS



TTL COMPATIBLE I/O SINGLE + 5 V SUPPLY

PLAY CYCLES

GNALS

FULLY STATIC DESIGN

DESCRIPTION


This GDP is a true high resolution graphic display processor, which contains all the functions required to process vector generation at a very high speed and to generate all the timing signals required for interfacing interlaced or non interlaced video data on a raster scan CRT display compatible with 525 line or the CCIR 625 line standards.

1/33


137

December 1988

TYPICAL APPLICATION



TEST LOADS





Ĵ

5

-

2

2

2

-


_

2

2.1.1.1

Ē

BLOCK DIAGRAM



-

÷.

-

а 1

 $\overline{\mathbf{z}}$

.

GENERAL DESCRIPTION


Developed using NMOS technology, the GDP is an intelligent raster scan video display controller, fully programmable via an eight-bit microprocessor bus. Besides all the timing logic functions required to generate the video, sync and blanking signals, the GDP includes two hardwired display processors : a vector and a character generator.

This unique feature allows an ultrafast screen writing speed (the 1024 dot diagonal may be written in less than 1.4 ms) at almost no microprocessor processing cost.

The GDP is particularly well-suited to all applications in which the display memory is not directly addressed by the MPU. This feature allows a total asynchronism between the MPU and the GDP memory cycles and preserves the whole MPU memory addressing space. Nevertheless, where direct exchange between the microprocessor and the memory is necessary, the on-chip allocation controller will allow this exchange without display interference.

The GDP is programmable using 11 internal registers occupying 16 consecutive addresses. These registers can also be modified by the GDP's hardwired processors while a command is being executed.

Note : A summary of data codes and registers is given in the **Register address table**. Hexadecimal values are subscripted 16 and the register bits are numbered as follows :



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.3 to + 7.0	V
Vin	Input Voltage	- 0.3 to + 7.0	V
TA	Operating Temperature	0 to + 70	°C
T _{stg}	Storage Temperature	- 55 to + 150	⊃°C

The GDP inputs are protected against high static voltages and electric fields ; nevertheless, normal precautions should be taken to avoid voltages above the limit values on this high impedance circuit.

STATIC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5 V \pm 5 \%$, $V_{SS} = 0$, $T_A = 0$ to 70 °C unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIH	Input High Voltage Except CK	V _{SS} + 2.2	_	Vcc	V
VIHCK	Input High Voltage CK	V _{SS} + 3.5	_	Vcc	<u>v</u>
VIL	Input Low Voltage	V _{SS} – 0.3	—	V _{SS} +0.8	<u> </u>
l _{in}	Input Leakage Current ($V_{in} = 0$ to 5.25 V, $V_{CC} = max$)	_	1.0	2.5	μΑ
Vон	Output High Voltage (I _{load} = - 100 μA, V _{CC} = min)	V _{SS} + 2.4	_	-	<u>v</u>
V _{OL}	Output Low Voltage ($I_{load} = 1.6 \text{ mA}, V_{CC} = \text{min}$)	_		V _{SS} +0.4	<u>v</u>
lcc	Supply Current	—	80		mA
C _{in} , C _{out}	Capacitance ($V_{in} = 0$, $T_A = 25 \text{ °C}$, $f = 1.0 \text{ MHz}$)	_		12	pF





DYNAMIC OPERATING CONDITIONS

:


(V_{DD} = 5.0 V ± 5 %, V_{SS} = 0 V ; T_A = 0 to + 70 $^{\circ}$ C unless otherwise noted)


Symbol	Time (ns)	Min.	Max.
<u> </u>	Clock Period	560	
t _{CK}	CK Pulse Width, Low	330	
t _{CKL}	CK Pulse Width, High	190	
t _{скн} CKLDAD	CK Low to Valid DAD		320
······································	CK High to Valid DAD		180
	CK Low to Valid SYNC		300
	CK Low to Valid BLK		310
	CK Low to Valid VB		500
CKLVB	CK Low to Valid ALL		300
CKLALL	CK Low to Valid MSL		300
CKLMSL	CK Low to Valid DW		310
	CK Low to Valid MFREE Low		330
			500
CKLDIN	CK Low to Valid DIN		310
CKLIRQ	CK Low to Valid IRQ		1500
CKLWHI	CK Low to Valid WHITE		530
<u>-</u>	E Pulse Width, Low	450	<u> </u>
t _{EL}	E Pulse Width, High	430	
t _{EH}	Address Pre-Setup Time	160	
t _{AS}	Address Hold Time	10	
t _{AH}	Data Pre-Setup Time (write)	195	
t _{DSW}	Data Setup Time (read)		320
tour	Data Hold Time (read)	10	
	IRQ Release Time		160
LPHW	LPCK High to WHITE High (if command 0816)		160
LPHIRQ	LPCK High to IRQ Low		160
	LPCK High Hold Time	150	
<u>t_рскн</u>	CK and E Rise Times		20
t	CK and E Fall Times		20


!



5/33








Ĵ

5

ŝ



EF9367

÷.


5

-

. . 19

-

21




SYNCHRONOUS SIGNALS WITH CK INPUT

. .

.

.




-1 Ŧ 2.1.1.1 Ē

• • •

÷

PIN DESCRIPTION



* This pin outputs two items of data multiplexed by signal ALL.

POWER SUPPLY, CLOCK AND OPERATING PARAMETERS

Name	Pin Type	N°	Function	Description					
Vss	S	20	Power Supply	Ground					
Vcc	S	40	Power Supply	+ 5 V					
СК		1	Clock	Master Clock. All internal processor states are modified on the falling edge of this signal. The whole circuit logic is static and the cycle of this clock needs only to be adjusted according to the shape and accuracy the synchronizing signals should feature. DAD Memory Address Multiplexing Signal. If CK is low, low addresses (or row addresses for the memory) are those that are output on DAD. The frequency of CK is a multiple of the image refresh frequency : - Interlaced scanning : f (CK) = f (1/2 frame) x (625 or 525) x 96 - Non-interlaced scanning : f (CK) = f (frame) x (312 or 262) x 96.					
FMAT		8	Format	This pin is connected to V_{CC} , V_{SS} , CK or \overrightarrow{CK} and sets the number of monitor and image lines : V_{CC} : 625 line monitor, interlaced synchronization, 512 lines displayed \overrightarrow{CK} : 525 line monitor, interlaced synchronization, 416 lines displayed \overrightarrow{CK} : 525 line monitor, non-interlaced synchro, 208 lines displayed V_{SS} : 625 line monitor, non-interlaced synchro, 256 lines displayed					
WO	l	23	Write Only	When WO is high, memory refresh nor display no longer exist. The hard wired write processors may operate without being interrupted. The ALL signal is always high.					

8/33



Ĵ.

-

-

2

 \mathbb{F}^{2}

2

ан 1

2

1

Ē

SYNCHRONIZING AND BLANKING SIGNALS

Name	Pin Type	N°	Function	Description				
SYNC	0	34	Video Monitor Synchronizing	Video Monitor Line and Frame Synchronization Signal. For example, if CK is at 1.5 MHz and FMAT is high, signal SYNC is to CCIR 625 line 50 Hz standard. This output is independent of input WO and of register CTRL1.				
BLK	0	25	Blanking	This signal is high apart from the display window (writing or refresh). It is always high if bit 2 in register CTRL1 is high, but it is not affected by the WO input.				
VB	0	16	Vertical Blanking	This signal is not affected by WO and register CTRL1. High during vertical blanking.				

DISPLAY MEMORY ADDRESSING SIGNALS

Name	Pin Type	N°	Function	Description
DAD0 to DAD6	0	37,39 38,4 3,2,5	Address	Adresses that are multiplexed by the CK signal. Provided for the automatic refresh of the 16 K or 64 K dynamic memories.
X9	0	19	Memory Address	Horizontal pointer extension bit for write operations (horizontal resolution greater than 512).
MSL0 to MSL3	2	6, 36 7, 35	Memory Select	Pixel write select signals (see section : display memory configuration).
ALL	0	22	Access to all Memory Units	The signal makes it possible to discriminate between the collective memory access to all chips (display, refresh or erase), and the memory accesses to a single pixe for vector or character writing purposes. The signal is low for collective access.

DISPLAY MEMORY CONTROL SIGNALS

Name	Pin Type	N°	Function	Description
DIN	0	15	Display In	Selection of the memory data code corresponding to the display screen in the "off " condition (active when high). For a black-and-white display (1 bit per pixel), DIN may directly be the storage entry data.
DW	0	14	Display Write	Display memory write signal. Active when Low.
MW	0	24	Memory Available	This pin outputs MFREE and WHITE signals which are externally demultiplexed by signal ALL : MFREE = MW + ALL ; WHITE = MW + ALL Memory Free (MFREE) : Signal low during the next memory idle period following the OF ₁₆ command. This signal allows exchanges between the microprocessor and the X and the Y flagged memory segment without affecting the display. Forcing to White Level (WHITE) : Forces white level on video signal, for use of the light pen. Active when Low.



MICROPROCESSOR BUS SIGNALS

Name	Pin Type	N°	Function	Description				
D0-D7	I/O	33 to 26	Data Bus	I/O buffers opening is controlled through E, and the related direction through R/W.				
A0 - A3	 	9 to 12	Address Bus	Address of the register involved in microprocessor access.				
R/W		18	Read/Write Signal	Read/Write Signal. Write when Low.				
Ē		17	Enable	Bus exchange synchronizing and enabling signal.				
IRQ	0	13	Interrupt Request	Interrupt request towards the microprocessor, programmable through register CTRL1. Open drain output.				

LIGHT PEN OPERATING SIGNALS

Name	Pin Type	N°	Function	Description
LPCK		21	Light Pen Strobe	Light Pen Input. When the Mechanism is set, a rising edge loads into registers XLP and YLP the current display address and sets the XLP register's LSB high.

REGISTER DESCRIPTION

X AND Y REGISTERS (addresses : 816, 916, A16, B16)

The X and Y registers are 12-bit read-write registers. They indicate the position of the next dot to be written into the display memory. They have no connection at all with the video signal generating scan, but they point the write address, in the same way as the pen address on a plotter.

These 2 registers are incremented or decremented, prior to each write operation into the display memory, by the internal vector and character generators, or they may be directly positioned by the microprocessor.

This 2 x 12 bit write address covers a 4096 x 4096 point addressing space. Only the LSBs are used here, since the maximum definition of the picture actually stored is 512×1024 pixels (picture elements).

DELTAX AND DELTAY REGISTERS (addresses 516, 716)


The DELTAX and DELTAY registers are 8-bit readwrite registers. They indicate to the vector generator the projections of the next vector to be plotted, on the X and Y axes respectively. Such values are unsigned integers. The plotting of a vector is initiated by a write operation in the command register (CMD)

CSIZE REGISTER (address : 316)

The CSIZE register is an 8-bit read-write register. It indicates the scaling factors of X and Y registers for the symbols and characters. 98 characters are generated from a 5 x 8 pixel matrix defined by an internal ROM. In the standard version, it contains the alphanumeric character in the ASCII code which

In practice, the GDP assumes that it has a memory space of 1024 x 512 (FMAT = V_{CC} or CK) or 1024 x 256 (FMAT = V_{SS} or CK) and disables writing outside this space, unless bit 3 of CTRL 1 is set.

The above features along with the relative mode description of all picture component elements make it possible to automatically solve the great majority of edge cut-off problems. may be printed, together with a number of special symbols.



Each symbol can be increased by a factor P(X) or Q(Y). These factors are independent integers which may each vary from 1 to 16 and which are defined by the CSIZE register. The symbol generation se-



quence is started after writing the ASCII code of the symbol to be represented in the CMD register.

CTRL1 REGISTER (address : 116)

The CTRL1 register is a 7-bit read-write register, through which the general circuit operation may be fed with the required parameters.

- Bit 0 : When low, this bit inhibits writing in display memory (equivalent to pen or eraser up). When high, this bit enables writing in display memory (pen or eraser down). This bit control the DW output.
- Bit 1 : When low, this bit selects the eraser. When high, this bit selects the pen. This bit controls the DIN output.
- Bit 2 : When low, this bit selects the normal writing mode (writing apart from the display and refresh periods, which are a requirement for the dynamic storages) in display memory.

Bit 4, 5, 6, 7 : Not used. Always low in read mode.

CMD COMMAND REGISTER (address : 016)

The CMD register is an 8-bit write-only register. Each write operation in this register causes a command to be executed, upon completion of the time necessary for synchronizing the microprocessor access and the GDP's CK clock.

Several types of command are available :

- vector plotting
- character plotting
- screen erase
- light pen circuitry setting
- access to the display memory through an external circuitry
- indirect modification of the other registers (commands that make it possible for the X, Y, DEL-TAX, DELTAY, CTRL1, CTRL2, and CSIZE registers to be amended or scratched).

When high, this bit selects the high speed writing mode : the display periods are deleted. Only the dynamic storage refresh periods are retained.

Bit 3 : When low, this bit indicates that the 4096 x 4096 space is being used (the 12 X and Y bits are significant).

> When high, this bit selects the cyclic screen operating mode.

- Bit 4 : When low, this bit inhibits the interrupt triggered by the light per sequence completion. When high, this bit enables the interrupt.
- Bit 5 : When low, this bit inhibits the interrupt release by vertical blanking. When high, this bit enables the interrupt.
- Bit 6 : When low, this bit inhibits the interrupt indicating that the system is ready for a new command.

When high, this bit enables the interrupt.

Bit 7 : Not used. Always low in read mode.

CTRL2 REGISTER (address : 216)

STATUS REGISTER (address 016, F16)

The STATUS register is an 8-bit read-only register. It is used to monitor the status of the executing statements entered into the circuit, and more specifically to avoid the need for modifying a register that is already used for the command currently executing.

- Bit 0: When low, this bit indicates that a light pen sequence is currently executing. When high, it indicates that no light pen sequence is currently executing.
- Bit 1 : This bit is high during vertical blanking. It is the VB signal recopy.
- Bit 2: When low, this bit indicates that a command is currently executing. When high, this bbit indicates that the circuit is ready for a new command.
- Bit 3 : This bit when low indicates that registers X and Y are pointing within the assumed memory space.

This bit is obtained by applying the logical OR function to the unused must significant bits of

The CTRL2 register is a 4-bit read-write register, through which the plotting of vectors and characters may be denoted by parameters.

- Bit 0,1 : These 2 bits define 4 types of lines (continuous, dotted, dashed, dash-dotted).
- Bit 2 : When low, this bit defines straight writing. When high, it defines tilted characters.
- Bit 3 : When low, this bit defines writing along an horizontal line. When high, this bit defines writing along a vertical line.

registers X and Y. If FMAT = V_{CC} or CK, the assumed memory space is 1024 x 512. If FMAT = V_{SS} or CK, the assumed memory space is 1024 x 256.

Bit 4 : When high, this bit indicates that an interrupt has been initiated by the completion of a light pen running sequence and that this interrupt has been enabled by bit 4 in CTRL1 register.

Bit 5 : When high, this bit indicates that an interrupt has been initiated by vertical blanking and that



this interrupt has been enabled by bit 5 in CTRL1 register.

- Bit 6 : When high, this bit indicates that an interrupt has been initiated by the completion of execution of a command and that this interrupt has been enabled by bit 6 in CTRL1 register.
- Bit 7 : When high, this bit indicates that an interrupt has been initiated. It is the logic OR of bits 4, 5 and 6 in STATUS register. The IRQ output state is always the opposite of the status of this bit.
- Notes : Bits 4, 5, 6 and 7 are reset low by reading the STATUS register at address 016. Reading at address F₁₆ does not modify their state.
- XLP AN YLP REGISTERS (addresses C16 and D16)

Notes :1. All internal registers may be read or written at any time by the microprocessor. However, the precautions outlined below should be observed :

- _ Do not write into the CMD register if execution of the previous command is not completed (bit 2 of STATUS register).
- Do not alter any register if it is used as an input parameter for the internal hardwired systems (e.g. : modifying the DELTAX register while a vector plotting sequence is in progress).
- _ Do not read a register that is being asynchronously modified by the internal hardwired systems (e.g. : reading the X register while a vector plotting sequence is in progress may be erroneous if CK and \overline{E} are asynchronous).
- 2. On powering up, the writing devices may

The XLP and YLP registers are read-only registers, with 7 and 8 bits respectively. Upon completion of a high pen running sequence, they contain the display address sampled by the first edge appearing rising on the LPCK input. The use of such registers is discussed in section : Use of light pen circuitry.

SYSTEM OPERATING PRINCIPLE

DISPLAY MEMORY CONFIGURATION


Assume a V x H pixel picture. Assume that each pixel is able to adopt 2^{b} different states. A V x H x b bit display memory is thus required.

In those applications where H features a high value, the video signal frequency exceeds the maximum frequency of memory read access.

Example : H = 512 with a television line frequency : the pixel succession period on the video signal is 83 ns.

It is mandatory that a line of **H** dots be cut into **h** adjoining segments of n bits each, read at the same time in the display memory, and thereafter converted to serial form to produce the video signal, h memory accesses per line are necessary. Each access loads **b** n-bit shift registers. The memory contains $\mathbf{V} \times \mathbf{h} \times \mathbf{b} \mathbf{n}$ -bit words.

have any status. Before entering a command for the first time, it is necessary to wait until all functions currently underway are completed, which information can be derived from the STATUS register.





12/33



The EF9367 is designed for the following stored image formats :

V = 512 or 256 (50 Hz)

V' = 416 or 208 (60 Hz)

H = h x n

H = 1024 or lower multiples of 64

h = 64

- n = 16, 8, 4, 2, 1 (or any value below 16 using ex ternal PROM encoding)
- b = any value (addressing is same for all memory planes, management of these planes is external to the GDP).

In so far as the overflow tests are concerned, the


circuit assumes that it still has the maximum memory space for X (1024). The test for Y is effected in the following memory spaces :

512 if FMAT = V_{CC} or <u>CK</u> 256 if FMAT = V_{SS} or CK

512 or 256 vertical resolution: the displayed space is identical to the space in memory (unless a greater memory capacity is deliberately selected).

416 or 208 vertical resolution : the displayed space is smaller than the memory space.

Lines not displayed are displayable using an external adder to dejustify the display addresses (this arrangement may be used for smooth roll-up/roll down.



DAD AND MSL STATUS TABLE

The internal counters which address the display memory are made up of :

- 6 horizontal address bits (h = 64)
- $h_0, h_1, h_2, h_3, h_4, h_5,$ (ho = LSB)
- 9 vertical address bits (V ≤ 512) t, V₀, V₁, V₂, V₃, V₄, V₅, V₆, V₇

t is here the LSB. It denotes the line parity and changes every frame because of interlaced scan-Within a same frame, V₀ denotes the LSB. The write address is made up of the LSBs of the X and Y internal registers.

X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉ Y₀, Y₁, Y₂, Y₃, Y₄, Y₅, Y₆, Y₇, Y₈

The GDP produces addressing signals in the sequences shown in the following tables :

$$FMAT = V_{CC} \text{ or } CK$$

			MSL							DA	D		
ALL	СК	0	1	2	3		0	1	2	3	4	5	6
0	0	v	v.	Υ.	V ₁	Х ₉	h ₅	h4	h ₃	h ₂	h ₁	ho	V_0
0	1	X 0	^ 1	X ₂	¥ 1	~9	٧7	V_6	V_5	V4	V ₃	V ₂	t
1	0		v	v.	v.	Y.	X8	X 7	X ₆	X_5	Χ4	X 3	\mathbf{Y}_1
1	1	X 0	^1	X ₂	Y ₂	X ₉	Y ₈	Y ₇	Y_6	Y ₅	Y ₄	Y ₃	Y ₀

FMAT =
$$V_{SS}$$
 or \overline{CK}

		- -	MS	SL		X ₉				DA	D		
ALL	СК	0	1	2	3		0	1	2	3	4	5	6
0	0	ν.	Χ ₁	X2	1	Х ₉	h5	h4	h3	h ₂	h ₁	h_0	V_0
0	1	X ₀	^1	^ 2	I	79	٧7	V_6	V ₅	V4	V ₃	V_2	V_1
1	0	v.	v.	Υ.	4	X9	X8	X 7	X 6	X ₅	X4	X 3	Yo
1	1	X 0	^ 1	X2	•		Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y_2	Y_1





DESCRIPTION OF DISPLAYABLE FORMATS

Non Interlacing Scanning

256 x 512 or 208 x 512 pixel formats (H = 512, n

= 8). Input FMAT must be low or connected to CK. The memory is made up of 16 K bytes per memory plane. The byte address is made up of 14 bits which are output on two runs on the DAD pins. The three MSL0, MSL1, MSL2 outputs are used to select one pixel out of the eight featuring the same address. They issue the number of the pixel, encoded on three bits. MSL3 is high, and is not used.

256 x 384 or 208 x 384 pixel formats (H = 384, n = 6). Input FMAT must be low or connected to CK. The memory is organized as 16 K words x 6 bits.

The signals produced by the chip in the sequence indicated for the 256 x 512 format are transcoded externally as shown in the opposite diagram.

256 x 320 or 208 x 320 pixel formats (H = 320, n

Interlaced Scanning

 512×1024 or 416×1024 pixel formats (H = 1024, n = 16).Input FMAT must be connected to Vcc or CK

The memory comprises 32 K words x 16 bits, organized in two blocks of 16 K words each.

The signals produced by the circuit in the sequence indicated for the 512 x 512 format are combined externally as shown at the end of the data sheet.


512 x 768 or 416 x 768 pixel formats (H = 768, n = 12). Input FMAT must be connected to V_{CC} or CK. The memory comprises 32 K words x 12 bits, organized in two blocks of 16 K words each.

The signals produced by the chip in the sequence indicated for the 512 x 512 format are transcoded externally as shown in the diagram below.

512 x 640 or 416 x 640 pixel formats (H = 640, n = 10). The same schematic as below should be used with a memory organized in 10 bit words.

= 5). The same schematic as for 384 horizontal resolution should be used with a memory organized in 5 bit words.

256 x 256 or 208 x 256 pixel formats (H = 256, n = 4). Input FMAT must be low or connected to CK. The memory is made up of 16 K words x 4 bits. The word address up of 14 bits which are output in two runs on the DAD pins. One of the four chips is selected by decoding pins MSL1 and MSL2 (that leads to ignore X₀ : the X computation space is changed to 2048 pixels horizontal overflow detected at 512 pixels).





512 x 512 or 416 x 512 pixel formats (H = 512, n = 8). The FMAT input should be tied to Vcc or CK. The memory is made up of V x h bytes = 32 K bytes per memory plane.

The byte address is made up of 15 bits :

- 14 are output in 2 runs on the DAD pins for the
- purpose of using 16 K x 1 bit dynamic RAMs. _ the 15th one is output on pin MLS3.

The MLS0, 1 and 2 outputs allow to select one pixel out of the 8 featuring the same address, for pixel-topixel write applications. They issue the number of








MEMORY OPERATION SEQUENCE ALONG ONE FRAME

Apart from the window where the memory is used for display purposes exclusively, write operations may be performed, except during 3 refresh periods.



E88 EF9365-13

The three period types, D, W and R, respectively, <u>are indicated outside the circuit through the BLK and</u> ALL signals :

· · · · · · · · · · · · · · · · · · ·	BLK	ALL
D	0	0
W	1	1
R	1	0

The refresh of dynamic RAMs is automatically performed by the GDP. During display, the memory is entirely refreshed each 4 lines (256 accesses). During vertical blanking, 3 refresh cycles of 4 lines each are executed.


Exceptions :


- If bit 2 in register CTRL1 is high (high speed write), the display period is suppressed and 19 refresh cycles of 4 lines each are executed during one frame.
- As long as the WO input is high, the circuit is set to write mode, and BLK retains the same outline as it has under normal operating conditions.

In these two cases, executing codes 04₁₆, 06₁₆, 07₁₆ and OC₁₆ triggers a complete D sequence for a high-speed scan of all addresses. This last two frames if FMAT is high (or tied to CK) and one frame if FMAT is low (or tied to CK).



FRAME SEQUENCE - 525 LINE SYNCHRONIZATION





_


9

Ĵ

EF9367

FRAME SEQUENCE - 625 LINE SYNCHRONIZATION

. .




7

5

-




COMPOSITE SYNC AROUND FRAME SYNC



Note : If FMAT is low or tied to \overline{CK} , the pattern of the second line is repeated for each frame.

E88 EF9367-11

DETAILED LINE DIAGRAM



Ĵ.

-

1

-

2

1.11.11.11

- -

Ŧ

2

_

8

1.27

-



EF9367

HARDWIRED WRITE PROCESSOR OPERA-TION IN DISPLAY MEMORY

The hardwired write processors are sequenced by the master clock CK. They receive their parameters from the microprocessor bus. They control the X, Y write address, and the DIN, DW, MW and IRQ outputs.

These hardwired processors operate in continuous mode. In the event of conflicting access to the display memory, the display and refresh processors have priority.

Since command decoding is synchronous with the CK master clock, any write operation into the (CMD) command register triggers a synchronizing mechanism which engages the circuit for a maximum of 2 CK cycles when the E input returns high. The circuit remains engaged throughout command execution.

No further command should be entered as long as bit 2 in STATUS register is low.


DW sequencing during the plotting process is always the same, irrespective of vector origin and of the nature of previous plots. This feature guarantees that a specified vector can be deleted by plotting it again after moving X and Y to the starting point, and complementing bit 1 in register CTRL 1.

Since the vector plotting initiation command defines the sign of the projections onto the axes, all vectors may be plotted using 4 different commands.

For increased programming flexibility, the system incorporates 16 different commands, supplemented by a set of 128 commands which make it possible to plot small size vectors by ignoring the DELTAX and DELTAY registers.

Such commands are as follows :

Basic commands



VECTOR PLOTTING

The internal vector generator makes it possible to modify, within the display memory, all the dots which form the approximation of a straight line segment. All vectors plotted are described by the origin dot and the projections on the axes.

The starting point co-ordinates are defined by the X, Y register value, prior to the plotting operation.


Projections onto the axes are defined as absolute values by the DELTAX and DELTAY registers, with the sign in the command byte that initiates the vector plotting process.

The vector approximation achieved here is that established by J.F. BRESENHAM ("Algorithm for computer control of a digital plotter"). This algorithm is executed by a hardwired processor which allows for a further vector component dot to be written in each CK clock cycle.

During plotting, the display memory is addressed by the X, Y registers, which are incremented or decremented.


DELTAX sign > 0 if positive DELTAY sign > 1 if negative

 commands which allow ignoring the DELTAX or DELTAY registers by considering them as of zero value



Notes :Bits 1 and 2 always have the same sign meaning.

These 8 codes may be summarized by the following diagram :



On completion of vector plotting, they point to the end of this vector.

All vectors may be plotted using any of the following line patterns : continuous, dotted, dashed, dash-dot-ted, according to the 2 LSBs in register CTRL2.

Irrespective of such patterns, the plotting speed remains unchanged. The "pen down-pen up" statement required for plotting non-continuous lines is controlled by the DW output.

For a specified non-continuous line plotted vector, defined by DELTAX, DELTAY, CTRL2, CMD, the




 Commands which allow ignoring the smaller of the two DELTAX and DELTAY registers, by considering it as being equal to the larger one, which is the same as plotting vectors parallel to the axes or diagonals, using a single DELTA register.



Same direction codes as above.

EXAMPLE : PLOTTING A DOTTED VECTOR $X = 47_{10}$ Origin : $Y = 75_{10}$ DELTA X = 17_{10} Commands in which the two registers DELTAX and DELTAY may be ignored by specifying the projections through the CMD register (0 to 3 steps for each projection).



```
CMD = 13<sub>16</sub> Corresponding to

_ Basic command

_ DELTAX < 0

_ DELTAY > 0

CTRL1 = 03<sub>16</sub> Pen down,

CTRL2 = 116 Dotted vector :


2 dots on,
```

2 dots off.


Projection :

 $\mathbf{DELTAY} = \mathbf{13}_{10}$

Plotting cycle sequence : (it is assumed that the vector generator is not interrupted by the display or refresh cycle).







Note : Plotting a vector with DELTAX = DELTAY = 0 writes the dot X, Y in memory. It occupies the vector generator for synchroni zation, initialization and one write cycle.

CHARACTER AND SYMBOL GENERATOR


The character generator operates in the same way as the vector generator, i.e. through incrementing or decrementing the X, Y registers, in conjunction with a DW output control. It receives parameters from the CSIZE, CTRL2 and CMD registers. The characters plotted are selected, according to the CMD value, out of 98 matrices (97 8-dot high x 5-dot wide rectangular matrices, and one 4 dot x 4 dot matrix) defined in an internal ROM. Two scaling factors may be applied to the characters plotted using X and Y defined by the CSIZE register. The characters may be tilted, according to the content of register CTRL2.

SCALING FACTORS

Each individual dot in the 5 x 8 basic matrix may be replaced by a P x Q size block.

BASIC MATRIX

Upon completion of a character writing process, the X and Y registers are positioned for writing a further character next to the previous one, with a 1 dot spacing, i.e. Y is restored to its original value and X is incremented by 6.



- P: X co-ordinate scaling factor
- Q: Y co-ordinate scaling factor

The character size becomes 5 P x 8 Q. Upon completion of the writing process, X is incremented by 6P. The CK clock cycle count required is 6 P x 8 Q.

P and Q may each take values from 1 through 16. They are defined by the CSIZE register. Each value is encoded on 4 bits, value 16 being encoded as 016.

In register CSIZE, P is encoded on the 4 MSBs and Q on the 4 LSBs.

Among the 97 rectangular matrices available in the standard ROM, 96 correspond to CMD values ranging from 2016 to 7F16, and the 97th matrix to 0A16. In the standard version, these values correspond to the 96 printable characters in the ASCII set. The 97th character is a 5 P x 8 Q block which may be used for deleting the other characters.



TILTED CHARACTERS

All characters may be modified to produce tilted characters or to mark the vertical co-ordinate with straight or tilted type symbols. Such changes may be achieved using bits 2 and 3 in register CTRL2.

Note : Scaling factors P and Q are always applied within the co-ordinates of the character before conversion.

CHARACTER DELETION

A character may be deleted using either the same command code or command code 0A₁₆. In either case, bit 1 in register CTRL1 should be inverted, the origin should be the same as prior to a character plotting operation, as should the scaling factors.

Note : Vector generator and character generator operate in similar ways :

	Vector	Character
Dimensions	DELTAX, DELTAY	CSIZE, tilting
DW Modulation	Type of Line	Character Code

The rising edge first received (LPCK or VB) sets bit 0 in STATUS register high. An interrupt is initiated if bit 4 in CTRL1 is high.

When commands 08₁₆ or 09₁₆ have been decoded, bit 2 of the status register goes high (circuit ready for any further command) and bit 0 goes low (light pen operating sequence underway).

SCREEN BLANKING COMMANDS

Three commands $(04_{16}, 06_{16}, 07_{16})$ will set the whole display memory to a status corresponding to a "black display screen", condition. Another command $(0C_{16})$ may be used to set the whole memory to a status other than black (this condition being determined by bit 1 in register CTRL1).

The 4 commands outlined above use the planned scanning of the memory addresses achieved by the display stage. The X and Y registers are not affected by commands 04_{16} and $0C_{16}$. Hence, the time required is that corresponding to one frame (FMAT = 0 or CK) or two frames (FMAT = 1 or CK). The time corresponding to the completion of the frame currently executing when the CMD register is loaded, should be added to the above time.

USE OF LIGHT PEN CIRCUITRY

A rising edge on the LPCK input is used to sample the current display address in the XLP and YLP registers, provided, that this edge is present in the frame immediately following loading of the 08₁₆ or 09₁₆ code into the CMD register.

Here, the frame origin is counted starting with the VB falling edge. With code 08₁₆, the MW output recopies the BLK signal from the frame origin up to the rising edge on the LPCK input, or when VB starts rising again, if the LPCK input remains low for the entire frame. With code 09₁₆, the MW output is not activated.

The YLP address is 8-bit coded since there are 256 display lines in each frame. The XLP address is 6-bit coded since there are 64 display cycles in each line.

These 6 bits left-justified in register XLP indicate the number of the segment (h = 0 to 63) to which the point indicated by the light pen belongs:

For the screen blanking process, the frame origin is counted starting with the VB falling edge. The only signals affected here are the DW output, which remains low when VB is low, and the DIN output which is forced high where the 04₁₆, 06₁₆ and 07₁₆ commands are entered.

Such commands are activated without requiring action by WO input or bit 2 in register CTRL1. While these commands are executing, bit 2 in STATUS register remains low.

EXTERNAL REQUEST FOR DISPLAY MEMORY ACCESS (MW output)

<u>One</u> writing code $0F_{16}$ into the CMD register, the MW output is set low by the circuitry, during the next free memory cycle.


Apart from the display and refresh periods, this cycle is the first complete cycle that occurs after input E is reset high.

The address sampled into XLP corresponds to the current memory cycle. Dots detected by the light pen were addressed in the memory during the previous cycle. Hence, 1 should be subtracted from bit 2 in XLP register where the light pen electronic circuitry does not produce any additional delay.

If the rising edge on input LPCK occurs while VB is low, then the LSB in XLP is set high is set high. This bit acts as a status signal which is reset to the low state by reading register XLP or YLP. During this cycle, those addresses output on DAD and MSL <u>correspond</u> to the X and Y register contents : DW is high, ALL is high.

Should the memory be engaged in a display or refresh operation, (which is the case when ALL is low), then this cycle is postponed to be executed after ALL is reset high. The maximum waiting time is thus 64 cycles.

The MW signal may be used e.g. for performing a read or write operation into a register located be-





tween the display memory and the microprocessor bus.

INTERRUPTS OPERATION

An interrupt may be initiated by three situations denoted by internal signals :

- Circuit ready for a further command.
- Vertical blanking signal.
- Light pen sequence completed. •

These three signals appear in real time in the STA-TUS register (bits 0, 1, 2). Each signal is cross-referenced to a mask bit in the register CTRL1 (bits 4, 5, 6).

If the mask bit is high, the first rising edge that occurs on the interrupt initiating signal sets the related interrupt flip-flop circuit high.

The outputs from these three flip-flop circuits appear

in the STATUS register (bits 4, 5, 6). If one flip-flop circuit is high, bit 7 in the STATUS register is high, and pin IRQ is forced low.

A read operation in the STATUS register at address 016 resets its 4 MSBs low, after input E is reset high (a read at address F16 maintains their value).

The three interrupt control flip-flops are duplicated to prevent of an interrupt coming during a read cycle of the STATUS register.

The status of bits 4, 5 and 6 corresponds to the interrupt control flip-flop circuit output, before input E goes low.

An interrupt coming during a read cycle of the STA-TUS register does not appear in bits 4, 5 and 6 during this read sequence, but during the following one. However, it may appear in bits 0, 1, 2 or on pin IRQ.

 Table 1 : Register Address.

· ·	Addr	ess Reg	ister		Regis	ster Functions	Number	
	Bin	ary		Have	Read	<u>Wr</u> ite	of Bits	
A3	A2	A 1	A 0	Hexa	R/W = 1	R/W = 0		
0	0	0	0	0	STATUS	CMD	8	
0	0	0	1	1	CTRL 1 (Write Contro	ol and Interrupt Control)	7	
0	0	1	0	2	CTRL 2 (Vector and	Symbol Type Control)	4	
	0	1	1	3	CSIZE (Character Siz	ze)	8	
0	1	0	0	4	Reserved			
0	1	0	1	5	DELTAX		8	
0	1 1	1	0	6	Reserved			
0	1	1	1	7	DELTAY		8	
	0	0	0	8	X MSBs		4	
<u>.</u>	0	0	1	9	X LSBs		8	
	0	1	0	A	Y MSBs		4	
<u> </u>	0	1	1	В	Y LSBs		8	
1		0	0	C C	XLP (light-pen)	Reserved	7	
 1	<u>+</u> 1	0	1 1	D	YLP (light-pen)	Reserved	8	
' 	<u>+ </u>	1	0	E	Reserved			
•								

ſ	1	1	1	1	F	STATUS	Reserved	8
F	Reserved :	These ad	dresses are	reserved for	or future ve	rsions of the circuit. In read mode, (output buffers D0-D7 force a high s	tate on the data

bus.



Table 2 : Command Register.

				b7 b6 b5 b4	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1	0 0 1 0	0 0 1 1	0 1 0 0	0 1 0 1	0 1 1 0	0 1 1 1	1 0 0	1 1 0 0 1 1 1 0) 1	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
	b2		b0 ener		0	1	2	3	4	5	6	/	8	9 4	A B	CDEF
_					small vector definition)											
0	0	0	0	0	Set Bit 1 of CTRL 1 : Pen Selection		Space	0	@ A	ΡQ	` a	p q				
0	0	0	1	1	Clear Bit 1 of CTRL 1 : Eraser selection			2	В	R	b	r r		SM	AL	L VECTOR
0	0	1	0	2	Set Bit 0 of CTRL 1 : Pen/Eraser Down Selection		#	3	C	s	c	s	l I r			FINITION
0	0	1	1	3	Clear Bit 0 of CTRL 1 : Pen/Eraser up Selection			-						b7	b6 b5	b4 b3 b0
0	1	0	0	4	Clear screen		\$	4	D	T 	d	t		1	ΔX	AY Direction
0	י 1	0	1	5	X and Y Registers Reset to 0	-	%	5	E	U	e	u				A ·
0	1	1	0	6	X and Y Reset to 0 and Clear Screen		&	6	F		Ť	V				
0	1	1	1	7	Clear Screen, set CSIZE to code "minsize". All other registers reset to 0. (except XLP, YLP)			1	G	W	g	W		C	DIN X Sr Y	Vector Length
-					Nectors small vector definition)	L			.					0 0	0 1	0 Step 1 Step
1	0	0	0	8	Lignt-pen initialization (WHITE forced low)		(8	H	X	h	х		1	1	2 Steps 3 Steps
1	0	0	1	9	Lignt-Pen initialization)	9	1	Y	i	у]			
1	0	1	0	Α	5 x 8 Block Drawing (size according to CSIZE)		*	:	J	Z	j	z				
1	0	1	1	В	4 x 4 Block Drawing (size according to CSIZE)		+	;	К]	k	{] [DI	RECTION
1	1	0	0	С	Screen Scanning : Pen or Eraser as defined by CTRL1		,	<	L	\	1	•		011	· /	010
1	1	0	1	D	X Register Reset to 0		-	=	М]	m	}		110		
1	1	1	0	Е	Y Register Reset to 0			>	Ν	1	n					
1	1	1	1	μ	Direct Image Memory access request for the next free cycle.		/	?	0	→	0	*		111		101 100 E88 EF9365-23

-


.




EF9367

OTHER REGISTERS


STATUS REGISTER (read only)



CONTROL REGISTER 1 (read/write)





CONTROL REGISTER 2 (read/write)



b1	b 0		Туре о	f Vectors
0	0		Continuo	us
0	1		Dotted	2 dots on, 2 dots off
1	0	<u> </u>	Dashed	4 dots on, 4 dots off
1	1		Dotted-	10 dots on, 2 dots off
			Dashed	2 dots on, 2 dots off

Types of character orientations







CSIZE =
$$11_{16}$$

E88 EF9365-24
E88 EF9365-25






Types of character orientations




C-SIZE REGISTER (read/write)




P : Scaling factor on X axis Q : Scaling factor on Y axis


P and Q may take any value between 1 and 16. This value is given by the leftmost or rightmost 4 bits for P and Q respectively. Binary value (0) means 16.

X AND Y REGISTERS (read/write)



The 4 leftmost MSBs are always 0. XLP and YLP REGISTERS









Ē


ASCII CHARACTER GENERATOR (5 x 8 matrix)

:

-

				b7 0 b6 0	0	0	0	0	0
				b5 1 b4 0		0	0	1 0	
b3	b2	b1	ю						
0	0	0	0						
0	0	0	1						
0	0	1	0						
0	0	1	1						
0	1	0	0						
0	1	0	1						
0	1	1	0						
0	1	1	1						
1	0	0	0						
1	D	0	'						
1	0	1	0						
1	0	1	1						


<u>-</u>____ --_ . . 2 1.1.1.1 . Ē






Ð





EXAMPLE OF A MONOCHROME APPLICATION : 512 x 512 or 416 x 512




28/33




Z

EXAMPLE OF A COLOR APPLICATION : 208 x 512 or 256 x 512

Eight colours may be obtained from the three basic colours red (R), green (G), blue (B).




EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : 512 x 1024 or 412 x 1024 (see page 32 for MUX command law)



30/33



EXAMPLE OF A MONOCHROME, MULTIPAGE APPLICATION : 512 x 640 or 416 x 640 (see page 32 for PROM encoding)



:

2

2

5

1 Ē

MUX COMMAND LAW

Following table indicates MUX command principles.

		Output		UX Input	Selected M
Comment		ycles	Write C		Read C
	Address Bit	CAS	RAS	CAS	RAS
No Mux	A ₀	DAD6	DAD6	DAD6	DAD6
	A ₁	DAD5	DAD4(X ₄)	DAD5	DAD5(h ₀)
These six MUX are driven	A ₂	DAD4	DAD3(X ₅)	DAD4	DAD4(h ₁)
identically by	A ₃	DAD3	DAD2(X ₆)	DAD3	DAD3(h ₂)
CMD1.	A4	DAD2	DAD1(X7)	DAD2	DAD2(h ₃)
	A ₅	DAD1	DAD0(X ₈)	DAD1	DAD1(h ₄)
	A ₆	DAD0	X ₉	DADO	DAD0(h ₅)
Driven by CMD2	A ₇	PAGE	MSL3	PAGE	MSL3

PROM CODING PRINCIPLES

The binary number 0101111010 (17A hex.) must be


The PROM coding consists in the use of the 10 horizontal address bits $(X_0, ..., X_9)$ to access the 640 pixels (organized in 64 segments of 10 pixels each).


The 4 bits (b_0 , b_1 , b_2 , b_3) are coding decimal numbers. Parity is maintained by BCD coding : X_0 signal is therefore not coded inside the PROM and provides directly b_0 .

Example : Considering the pixel with decimal abscissa X = 378 (17A in hexadecimal). This pixel is inside the 38th segment (h = 37 dec. or 25 hex.) with an abscissa x = 8. encoded into 1001011000 (258 hex.).

This principle allows transcoding of all horizontal address values. Transcoding must only <u>be</u> active (PROM selection) during write cycles (ALL = 1) when horizontal addresses are output (RAS).

Note : This transcoding system may be adapted to other horizontal resolutions as 320, 384, 768. Horizontal resolutions are multiples of 64.









÷.

-

2

÷


8

22

÷

PACKAGE MECHANICAL DATA

40 PINS - PLASTIC DIP





33/33